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ABSTRACT
Thi s report surveys many of the i n t er fa c i n g techniques
currently in use on emerging military training devices.

The

primary focus of this report is associated with the hardware
aspects of computer interfacing.

After a brief introduction

into the various aspects of military training devices,
study

presents

techniques

used

this

various computer related interfacing
on

military

training

devices.

Topics

addressed in the study include custom designed interfaces,
commercial packages, serial communications with an emphasis
on RS-232, -422, -423, and -449 serial standards as wel 1 as
local area networks.

Then, a number of bus standards are

presented and finally,

interface products pertaining to

computers

used

previously

applications are summarized.

for

most

training

device
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INTRODUCTION
This report will survey many of the standard interfacing
techniques currently in use by industry on new military
training device procurements.

In order to gain insight into

what a military training device is, as well as some of the
development requirements imposed by the Naval

Training

Equipment Center which impact trainer design, a significant
portion will be devoted to provide the necessary background
information.
Four

aspects

presented:

of

computer

interfacing will

then be

1) historical trainer interfacing techniques, 2)

standard serial interfaces, 3) standard bus interfaces, and
4) commercial minicomputer interfaces.
Historical interfacing techniques will investigate many
of the older philosophies in computer interfacing.
will

This

include custom designed units for specific trainer

applications as well as a brief look at one commercial, off
the shelf interface package.
The second aspect, standard seri a 1 interfaces, wi 11 be
devoted to serial communications with a specific focus on
the Electronic
RS-423,

Industry Association (EIA) RS-232C,

and RS-449 standards.

c o mp re h e n s i v e

s tu dy

of

RS-422,

In order to provide a

s ta n d a r d s e r i a 1 i n t e r fa c e s ,

a

discussion of Local Area Networks (LANs) will ensue as well

2

as a presentation of the proposed
Networks,

11

Next,

11

Standard for Local Area

IEEE-P802.
a number of standard busses such as IEEE-796

(Multibus), and IEEE-488 (General Purpose Interface Bus)
will be discussed as well as some of the newer and recently
proposed standard busses such as Multibus II,
IEEE-P896.

VME,

and

It should be noted that most of the busses to be

discussed have been an offshoot from the microcomputer
industry, and are just beginning to find entry into military
training device applications.

Therefore,

specific examples

associated with current training devices are not available.
Finally, the last chapter will take a brief look at some
of the more commonly used interfaces available from the
computer manufacturers most often found on training devices.
This will primarily be devoted to the interfaces associated
with the 32-bit minicomputers
industry

in

most often

specified by

meeting Naval Training Equipment Center

specifications.

CHAPTER I
OVERVIEW OF MILITARY TRAINING DEVICES
Description of Military Training Devices
A training

device

procurred by

Equipment Center is a simulation

the

Naval

Training

or stimulation of a real

system or subsystem found in every day field use by the
mi 1 i ta r y .

The s i z e a n d co mp 1e xi ty o f th e s y s t e m may r a n ge

from one or two small pieces of electronic equipment, all
the way up t-0 a multi-million dollar flight simulator which
may include an exact replica of an aircraft cockpit,

a

motion system, a visual system, and a remote instructor
console with alphanumeric and graphic displays, plasma touch
panels, and voice communications.

Such a system, without

exception, is controlled by a sophisticated computer system
with varying system architectures.

The exact architecture

and computer arrangement is usually a function of individual
trainer requirements,

but invariably involves either a

central single or multi-processor system or a distributed
computer system.
For purposes of clarification, the terms simulation and
stimulation have been defined by NTEC [1].

Simulation

refers to a training device which is built to resemble the
appearance and operation of an operational system, but which
does not employ any actual hardware used in that operational
3

4

system.
a

11

This type of training system is also referred to as

syn the ti c

trainer

11

tr a i n i n g de vi c e.

which

utilizes

St i mu 1 at i on refers to a

some or all

of the operational

hardware, and incorporates additional hardware and computers
which inject signals into the actual operational interfaces.
When properly implemented,
hardware

to operate just as it would in its natural

environment.
as

11

this causes the operational

These type of trainers are often referred to

act u a 1 e qui pm en t

11

tr a i ner s

or

11

hy b r i d

11

tr a i ner s.

Most large training devices procurred by the Naval
Training Equipment Center can be categorized as either a
land,

subsurface,

surface

or

air

trainer.

Further

subdivisions within each category indicate a more specific
nature of the trainer capabilities.

For example, an air

trainer may be a cockpit procedures trainer, an operational
flight trainer,
trainer.

a weapon tactics trainer,

or a maintenance

As the names imply, each will provide specific

training related to general familiarity, avionics, weapon
system operations or maintenance of equipment.
different type of training will
subcategory,

Since a

be sought with each

the trainer simulation equipment configuration

will be quite different from one trainer to another.
A ty pi ca 1

11

fa mi 1y

11

of tr a i n er s i s ex hi b i t e d by the

AN ./SQQ-89 Underwater Sensor System training devices.
Current and future developments include Device 14Gl, Basic
Sonar Operator Trainer

(BSOT);

Device 14E35,

AN/SQQ-89

5

Acoustic Operator Trainer; Device 14G2, Common Equipment
Maintenance

Trainer;

Device

14G3,

System

Specific

Maintenance Trainer for AN/SQR-19 and AN/SQQ-28(V);

and

Device 14G4, System Specific Maintenance Trainer for AN/SQS538.
Device 14Gl will provide courseware for teaching sonar
technicians how to operate the shipboard operators console
which provides the man-machine interface to the AN/SQQ-89
underwater sensor system.

This console is designated as the

AN/UYQ-21 Display Console.

Each of four student stations

will be made up of an exact look-alike (synthetic trainer)
of this display console.

A single central Gould Systems

32/2750 digital computer wil provide an automated lesson
plan for each student station which includes all necessary
stimuli and feedback monitoring of each student response.
Each student station will be interfaced to this single
computer,

however, each station wi 11 operate independently

on different lessons.

This trainer is relatively low in

cost in that a high throughput of students can gain training
on general

AN/UYQ-21 operational

procedures, without

requiring expensive equipment such as that found on the
real-world AN/SQQ-89 system.
Device 14E35 is a highly sophisticated and complex
combination of simulation and stimulation of the AN/SQQ-89
Underwater

Acoustic

System

(hybrid

trainer).

In

this

application, the term stimulation refers to the injection of

6

synthesized

acoustic

operational equipment.

signals

into

actual

All operational equipment, exclusive

of the actual sonar sensors will be stimulated.
are simulated.
trainer.

AN/SQQ-89

The sensors

Figure 1 depicts the arrangement for this

The point of stimulation is at each of the four

AN/UYS-1 Advanced Signal Processors, and from that point,
the remainder of the actual AN/SQQ-89 shipboard equipment
and software is utilized, unmodified.
a re

c o mpo s e d o f

Consoles.
14E35,

th e

f our

The student stations

re a 1 - wo r 1 d AN / UYQ- 2 1 Di s p 1 ay

By the time a student begins training on Device

he will already be familiar with the basic operation

of this console via training obtained on Device 14Gl.

Also

shown

This

in

Figure

1

is

the

simulation

equipment.

simulation equipment is designed to meet the requirements of
a government generated specification [2],

and provides for

computer controlled target synthesis of acoustic signals for
subsequent

injection

environmental

into

control,

monitoring and control,

the AN/UYS-l's

scenario control,

as

well

as

instructor

and many other functions.

The

simulation computer complex is made up of five Harris H800
digital computer systems with shared memory and a host of
per i p her a 1

de vi c es.

Process i n g cap ab i 1 i ty

equates

to

approximately 7.5 million instructions per second (MIPS}.
Devices 14G2,

14G3,

and 14G4 will

simulate various

equipment components of the AN/SQQ-89 operational equipment,
and will be designed to teach self-paced maintenance and

1/0
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troubleshooting techniques of such equipment.
wi 11 require a very high student throughput,

Each device
hence Devices

14G2 and 14G3 will incorporate 14 student stations each, and

Device 14G4 will have 16 student stations.
alleviate

the burden of having all

In order to

student stations

inoperative in the event of a single computer failure (as
would be the case with a failed central computer),
trainer

specification

[3]

requires

that

the

the

potential

trainer manufacturer develop each device based on a
distributed processing system.

This requirement emphasizes

that each student station be independently control led and
(

monitored by a dedicated microprocessor or minicomputer.

In

the event of a single computer failure, all other student
stations will remain unaffected.

There is an additional

requirement that each student station must be interfaced to
an instructor control

computer in order to provide the

instructor the capability to monitor the actions of all
students.
As can be seen from the above example of AN/SQQ-89
family of trainers, the system architecture is exclusively a
function of various functional requirements.

Inherent with

these varying degrees of architectural differences, many
interfacing techniquies are available and in every day use.
Other interfacing techniques are just now becoming feasible
due to technological advances and industry standardization.
The remainder of this paper will investigate some of these

9

techniques used in the past and present,

as well

as an

attempt to project the applicability of these techniques
into the near future.

Computer Requirements
Some of the many requirements imposed on trainer
manufacturers have often times been based on "boiler-plate"
requirements without any engineering design analysis leading
to an optimum trainer design.

For the past several years,

it has been the Naval Training Equipment Center's basic
approach

to

specify

minicomputers.

the

use of

32-bit

general

purpose

This is probably a valid approach for some

training devices, however, it is not always a cost effective
approach for smaller training devices which require only a
small amount of processing capability.
One of the pitfals associated with this is that with all
processing centralized,
failures
fai 1 s,

is

the occurrence of

greatly enhanced.

single point

If the central

the entire trainer becomes inoperative.

computer

As reported

by TAEG [4], this can be catastrophic when a large number of
training stations are involved.

If the problem can't be

fixed in a relatively short period of time, then much time
may be wasted in maintenance.

A solution is to require a

redundant

almost

computer.

This

is

never

a

specified

requirement since it essentially doubles the cost of the
computer system, as well as creating a design problem of

10

switching from the downed system to the redundant system.
The software design of a centralized system is also more
complex

in

that

several

training

stations

may

have

operate in parallel, utilizing the same processor.
detrimental

aspect

of

centralization

problem of maintaining
t r a i ni ng c a n a r i s e
example,

real-time

f r o m .i u s t

is

the

response.

to

The most
potential
Negative

s u c h a s i t u a t i o n•

As a n

the response of a flight simulator must at all

times behave consistently, and as near as possible to the
real

aircraft.

Response times cannot be a function

computer loading and this must not be allowed to happen.

of
If

unforseen problems do arise during the development of the
trainer

involving

a

lack

of processing time,

the only

solution may be to add additional computers.

Modifications

re qui r i n g add i ti on a 1 computers

a r i s e due

changes

made

to

the

real

may

aircraft,

invariably occurs many times.

al so
a

situation

to

which

Almost all Naval Training

Equipment Center specifications require that all

computers

wi th i n any g i ven tr a i n i n g device be i dent i ca 1 and supp 1 i e d
by

the same computer manufacturer.

The off-loading of

software functions into smaller microprocessors to gain
added processing capability is generally not allowed.

The

·theory is that the fewer commercial manufacturers involved,
the easier and less costly it will be to maintain
device during its lifecycle.
added,

training

As additional computers are

the task of interface re-definition can become quite

11
complicated.

This presents a strong case for investigating

distributed processing training device architectures.
Several

recent

procurements

at

the

Naval

Training

Equipment center have deviated from the 32-bit requirement
and

have

actually

architecture.

specified

a

distributed computer

By allowing 16-bit microprocessors (as well

as 32-bit microprocessors), the design approach can make
very efficient use of many of the commercially available
standard bus interfaces.

Because these busses have been

standardized, many manufacturers support interface boards
that are directly compatible.

These bus architectures will

be discussed in greater detail in Chapter IV of this report.
Other Naval
in

the

area

Training Equipment Center requirements lie

of

spare

memory

p r o c es s i n g ti me

( f i f ty

percent),

percent).

Design

approaches

{fifty

percent),

spare

and spare I I 0 (twenty

utilizing

centralized

or

distributed architectures both can accomodate these
requirements with the same ease, as long as the functional
requirements of the trainer remain fairly stable.

However,

future growth potential utilizing distributed processing
with a bus architecture can usually be accomodated more
easily since additional computers and interfaces can more
conveniently
components.

be

added

The

without

trainer

disturbing

developer,

as

the

existing

well

as

the

procurement agency (Naval Training Equipment Center) must be
cautioned that each bus does have its own limitations

12
pertaining to bandwidth and the number of devices it can
support.
Approaches

that

utilize

centralized

processing

architectures do not easily lend to incorporating standard
busses when utilizing the minicomputers normally specified
for trainer use in the past few years.

To take advantage of

a standard bus, a computer unique interface board must be
tailored to interface to the selected bus.

Therefore, the

alternative has typically been for the trainer manufacturer
to develop a custom standalone interface package to solve at
least a portion of the trainer needs.

This type of

interface will be discussed in Chapter II of this report.

A

contention of this author is that this type of interface
design is no

longer necessary with the availability of

todays proposed and adopted IEEE defined busses.

CHAPTER II
HISTORICAL INTERFACING TECHNIQUES
Custom Designed Interfaces
0 n e of the ty pica 1 aspects of most tr a i n er des i g n s i s

that of a high number of different interfaces that are
required

to

support

training device.

the

varied

applications

within

a

The examples discussed in this section

will reinforce this claim.

However, the main purpose of

this section is to describe in detail two trainer interface
designs by different trainer manufacturers.

The trainers to

be discussed are fairly recent, i.e., they are currently in
development. The approach of each manufacturer,
shown, is to

as wi 11 be

utilize an existing corporate interface design

which is used for all projects by that manufacturer.
existing

designs

are

modular,

can be expanded,

These
are

interfaced to a host computer via a single channel, and will
support most any type and combination of interface boards
such as discrete inputs and outputs,

analog inputs and

outputs as well as others.
The first
uti 1 ized by

design to be discussed is that which is

Device

14E35,

AN/SQQ-89 Acoustic

Operator

Tr a i ner (The Si n ger Company, Si 1 ver Sp r i n g, Mary 1 and).

The

following information has been obtained from actual Device
14E35

design

documents
13

[5,6].

The

functional

14
characteristics of this device were briefly discussed as
part of the introduction.

A block diagram summarizing all

interfaces is shown in Figure 2.

As can be seen, there are

a tot a 1 of fifty-seven di sti net interfaces.

Of these, two

of these channels are dedicated to a system known as the
Standard 1/0 System.
This

1/0

system

is

not

generally

used

interprocessor or processor to peripheral interfaces.
will

for
These

normally be satisfied using the computer manufacturer

supplied interfaces.

However, for applications requiring

monitoring of switches and control of indicators as well as
analog to digital or digital to analog data handling
features,

this

1/0

system

is

a convenient

method

for

providing a large array of different types of interfaces.
The Standard 1/0 System components, as well as the
Device 14E35 requirements are identified in Table 1.
TABLE 1
STANDARD 1/0 SYSTEM COMPONENTS
Unit

Capacity

Device 14E35

Master Controller Unit

1

1

Subcontroller Unit

1

1

Discrete Input Units

8

5

Relay/Discrete Output Units

8

7

96

13

Analog Units

15
!

. ,

.......

~

BBC
(30)

SOS-53B T/R EQUIPMENT (10)
SQR-19 SCR AND
SQR-89 DISPLAY SHARING (6)

'"""
~

.....

..,,,,

/

........_

/

SQR-4 DATA LINK (4)

-

.......:

./

......

/

CDS (4)

--

SPECIAL
INTERFACE
EQUIPMENT

7

ASWCS (6)

~

H800
COMPUTEf
SYSTEM

l.1

,......

BBC
(4)

~

"
~

ASG ENERGY DETECT (1)
ASG PASSIVE (1)

./

--

~

-

ASG ACTIVE (1)

I'"

-

l..1

Ry?~32

1~

!....:

BBC

l..1

RS-232

l/

/

ASG TBAGS (1)

......
/

-,,,

TBAGS CONTROL/LOADING
STANDARD I/0 DATA (1)

......_

I'"

r-;;;

./

/

STANDARD I/O CONTROL (1)

......_
/

-

A/N TERMINAL (1)

~

RS-232
( 5)

:__,,
~

L...-

ASG/AIS
EQUIPMENT

~

TOUCH PANELS (2)
TRACK BALLS (2)

....._

,,,,,,,

STANDARD
I/0
EQUIPMENT
INSTRUCTOR
STATION
EQUIPMENT

,,,

-.

r"':

,,

~~~

I"

RS-232

r"..

,/

I,/

(6)
~

.......

,,,,,

TI1 SPLAY

GEN~~~~OR

LINER PRINTER (1)
REAL TIME CLOCKS (5)

RS-422 """ MAP/OPCOM TERMINALS (4)
MAGNETIC TAPES (5)

~~~

-

1-

Figure 2.

~

......

,,,

....._

/

-

~

'
~

I,/

....._
/

COMPUTER
PERIPHERAL
EQUIPMENT

....._

.,,,.

Trainer Computer Interface Block Diagram

16
In any design utilizing this I/O system, the master
controller unit must be placed within twenty-five feet of
the host computer.

The subcontroller unit can be remotely

located up to two hundred feet from the master controller,
and the

individual

1/0 units can be

hundred feet from the subcontroller.

located up to two

The

~ubcontrollers

are

usually placed in close proximity to the I/O units that they
will

control.

In

effect,

this

provides

distributing the control of the individual

a means of

I/O interfaces.

Figure 3 identifies the components of the Standard 1/0
System in relation to the host computer.
the

master

controller

microprocessor.

is

a

sixteen

At the heart of
bit

Intel

8086

This gives the system intelligent control

of all I/0 functions, allows tailored handshaking to meet
the requirements of any host computer, and also provides for
built-in testing when commanded by the host computer.

The

three basic testing functions of the Standard I/0 System are
validity checking;

offline preventive maintenance;

preset of any output and monitoring of any input.

and

Validity

checking also takes place during online operations between
data

updates.

Error status

is available

via a serial

interface to the host computer.
The master controller interfaces to its host computer
through a high speed OMA computer channel and is physically
connected to a 16-bit Harris BBC (Buffered Block Channel) on
Device 14E35.

Upon initial power up, the host (Harris) will
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send

an

Output

Control

Word

(OCW)

to

establish

communications in order for the Standard 1/0 System to
connect to the Harris BBC.
mode,

test mode,

pointers as well

The 1/0 system then receives 1/0

map table (internal RAM) starting address
as transfer initialization parameters

within its four fields.

These starting address pointers

will point to the buffer areas allocated within the host
computer. The first command will initialize a OMA output to
the map memory, beginning at the address specified by the
command word.

As the transfer proceeds, data is loaded into

sequential address locations within the random access memory
of the St and a rd I I 0 System.

The map i n i ti a 1 i z at ion may be

accomplished through multiple block transfer operations.
Size of the map memory is 16,384 16-bit words.
After the map initialization is complete,
transfers can begin.
mode code,

An OCW containing the appropriate 1/0

applicable subcontroller identification

i ni ti a 1 map pointer address is sent to the
contro 11 er.

regular 1/0

I /0

and the
master

A OMA block transfer follows and continues

until completed.

Depending on whether the 1/0 is input or

output, each word in the transfer is mapped to or from the
location specified in the map.
after each transfer.

The map pointer increments

Subsequent 1/0 transfers are likewise

initiated by OCW's with new mode, subcontroller and map
address pointer parameters.

Each block of 1/0 data is

normally stored within contiguous blocks of memory in the

19

host

computer

so

that

a

complete

1/0

transfer

can be

serviced by one OMA transfer cycle.
Al 1 inputs and outputs, as previously mentioned, are
act~ally

mapped to appropriate subcontrollers.

subcontrol lers can be supported.
that

addresses

individual

relay/lamp outputs,

It is the subcontrol ler

discrete

and analog

Up to 8

inputs

or

outputs,

input and output units.

Figure 4 shows the capacity of each type of interface board,
as well as the total expansion capability for each.

The

apparent drawback of this system is that al 1 data to or from
the host computer must pass through a single,
channel.

parallel

The Harris computer used on Device 14E35 has a 2.7

megabyte per second bandwidth, however, the bandwidth of the
Standard 1/0 is a marginal 40 kilobytes per second.

Optimum

use of this system is for control and monitoring of simple
devices which require only a few words, such as an analog
meter.

Typically, a large number of such devices can be

controlled in real-time without any noticeable delays or
degradation.

Interfaces which require a large amount of

data at a high update rate cannot be supported with this
device.

Such interfaces denoted as ASG and AN/SQS-538 T /R

on Figure 2 are examples where a high bandwidth is required.
Briefly, the ASG is an acoustic signal generator which
provides basic signal characteristics within the spectrum of
frequencies which are representative of known friendly and
hostile surface and subsurface ocean platforms.

The basic
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coefficients for various digital filtering algorithms are
supplied by a host Harris
transformed by the ASG.
MC68000
Standard

interfaces.

is

not

computer,

then

The heart of the ASG is a Motorola

microprocessor.
I/O

H800 digital

As

mentioned

previously,

generally used for

Aside from this,

the

interprocessor

the Standard

I/0

is

not

capable of providing the amount of data bandwidth required
by a hi g h f i de 1 i ty s i mu 1 at i on.

Addi ti on a 1 1y , s i n c e the

Harris BBC and the Motorola MC68000 are both TTL compatible,
the task of interfacing becomes rather simple.

The Motorola

MC68000 is simply programmed to comply with the protocol
requirements of the BBC.

This is attained by utilizing a

standard Motorola support device for parallel interfaces.
In the case of Device 14E35,

four MC6844 Direct Memory

Access Controllers are used.
The interfaces designated as CDS, ASWCS, AN/SQS-53B
T /R, DATA LINK, AN/SQR-19 SCR, and AN/SQQ-89 DISPLAY SHARING
are primarily interfaces which are required to support
communications with the actual operational equipment and
computers.

Within the actual

system,

this operational

equipment would be connected to other operational computers
and underwater acoustic sensors.

However, on Device 14E35,

these components are simulated within the complex of Harris
H800 digital computers.

Therefore, additional BBC's are

required for these interfaces.

The conversion that takes

place within the Special Interface Equipment as depicted in
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Figure 2 is a transformation from TTL voltage levels to NTDS
voltage levels.
discussed
Interfaces.

These NTDS interfaces

within

the

section

will

"Military

be further
Equipment

11

A second example of a customized interface package is
evidenced

in

the

design

[7]

of

Device

2F133,

AV-88

0 p e rat i o n·a 1 F 1 i g h t T r a i n e r ( Mc Do n n e 1 1 Ai r c raft Co mp a ny ,
Louis,

Missouri).

S t.

This trainer provides a high quality

flight simulation and consists of an instructor station,

a

motion system, cockpit system, as wel 1 as a visual system.
A high level block diagram of this training system is shown
in Figure 5.

As can be seen from

interfaces between
simulation

the SEL

hardware

are

Input/Output System (RTIO).

digital

this

diagram,

the

computer and the

supported by

the

Real

Time

The RTIO is a medium bandwidth,

microprocessor-based real time interface between the SEL
32/77 computer and all digital,

analog and synchro data

sources and receivers.
The microprocessor bus shown on Figure 5 enables a wide
variety of system modules to communicate with each other.
Like most busses,
s i g n a 1 1 i n es :
1 ines

are

it consists of three separate sets of

address , data, and cont r o 1 •

used

to

transmit

the

address

locations or I/0 ports to be accessed.

Twenty add res s
of

the

memory

The sixteen data

lines transmit and receive data from the various modules on
the bus.

The control

lines

are

made up of separate
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read/write signal

lines for memory and 1/0 modules,

interrupt lines and bus contention resolution lines.

The

SEL HSD interface, as will be discussed later, provides high
speed data exchanges between the SEL 32/77 and the RTIO.
This interface is a 32-bit, bi-directional data bus with a
maximum OMA transfer rate of 799 KW per second (1.25 micro
seconds per word).

The Microprocessor Bus to SEL interface

module is a custom designed interface which contains the
proper handshaking and bus transformations between the HSD
and the RTIO.

This handshaking is designed to accomodate

the requirements of the HSD, as well as transform the 32-bit
SEL

words

into

two

16-bit

words.

Since

microprocessor operates on 16-bit words,

the

RTIO

this interface

operates at twice the rate of the HSD, or 0.6 microseconds
per 16-bit word.

The following 1/0 modules can be used to

make up the RTlO:
1.

Digital Output Cards

2.

Digital Input Cards

3.

Analog Output Cards

4.

Analog Input Cards

5•

Digital-to-Synchro Output Cards

The digital input and output cards each contain two
addressable channels of 16 inputs or outputs.

Detailed

block diagrams for these cards are depicted in Figures 6 and
7.

Each of these cards is capable of driving or receiving

standard TTL level voltages.

The analog output card, Figure
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8, has 16 output channels accessible from the microprocessor
bus.

Each channel contains a D/A converter which converts

digital data to an analog signal with a range of :_10 volts
and a resolution of +5 millivolts.

The analog input card,

Figure 9, contains 32 analog input channels.

The analog

inputs are multiplexed using two 16 channel multiplexed
sample-and-hold
converter.

amplifiers

each

connected

to

a A/D

The A/D converter converts the analog input

voltage to a 12 bit two's complement digital value, with a
+5 millivolt resolution.
a range of :_10 volts.
microseconds.
card,

The analog input voltage can have

The worst case conversion time is 8

The digital-to-synchro (D/S) output converter

Figure 10,

provides three-wire synchro drive signals

from the 16-bit data input.

This 16-bit input word is

formatted so that 13 bits of the word are angular data while
the remaining three bits are control bits.

The strobe input

to the D/S converter card identifies which of the six D/S
channels is to be activated.

Each channel then provides an

11.8 volt, 400 Hz, three wire synchro output equivalent to
the digital angular data word.

Up to 6 synchro's can be

driven.
The RTIO also has an 1/0 self test capability which can
detect any malfunction in a digital or analog 1/0 channel.
Unlike the Device 14E35 Standard 1/0 System,
capability can only be performed offline.

this test

As can be seen on

Figures 5 thru 10, each interface card has an analog switch
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or switches

in order to

microprocessor bus,

loop

an output back

to

and vice versa for an input.

the
This

provides the capability to detect any malfunctioning channel
by comparing expected results with the actual

results.

However, as with many such systems, this testing feature is
not fail-safe.

For example, the digital output cardloops

the output data through an analog switch back through a
buffer driver to the microprocessor bus.
di ff i cul ty

wi th

th i s scheme

The potential

i s that the act u a 1 output

circuitry may be performing as anticipated, yet the channel
may be catagorized as having failed.

This is due to the

fact that additional hardware is required to perform the
loop-back
execution.

test which

isn't normally used during online

In this example, the analog switch or the buffer

drivers can be at fault.
was notrequired,
design.

If the loop-back testing feature

these components

would not be in the

However, for the most part, such testing features

are highly desirable.
There are various design schemes available to preclude
this type of problem.

One such scheme is to have a

capability to switch an output channel back through an
existing input channel.
channels,

By testing various combinations of

a bad channel can be isolated.

However,

the

switching capability is still required, and this could still
be the source of a failure.

This scheme would also require

that for each type of output card, that there i s at 1 east
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one compatible input card and vice-versa.

As evidenced by

the RTIO, it is probably much simpler to incorporate the
test circuitry on each card, while allowing any mixture of
cards to be utilized.

Direct Memory Access
The previous section made several references to OMA.
This stands for Direct Memory Access and is worthy of a
short discussion due to its widespread application, not only
in military training devices, but in almost all computer
based applications.
data

If a CPU had to handle every single

transmission between main memory and an external

device, the CPU would quickly become I/0 bound, meaning, the
I/O operations would preclude the CPU from performing the
algorithmic tasks originally intended by the programmer.
As reported by Kuck [8], special interface controllers
were

developed

with

additional

logic

which

sometimes

includes a microprocessor, and registers for buffering data,
main memory addresses, a word count, and control bits.
normal operation,

In

the CPU will initialize the OMA channel,

which in turn carries out an entire I/0 block transfer.
Upon completion,

the OMA channel interrupts the CPU to

inform it that the I/O transfer is complete.

In the

meantime, while the 1/0 transfer is taking place, the CPU is
capable of executing its program.
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One aspect of this type of interface must be kept in
perspective.

In order for an I/O controller to access main

memory, it must be allocated at least one cycle for each
memory reference.

Kuck [8] defines a cycle as a fixed

length of time which is slightly longer than the longest
delay incurred through combinational

logic between any two

registers in the computer system.

In reality, it is the

length of time between pulses of the system clock, upon
which all internal computer operations are synchronized.
While the I/0 controller is accessing memory, the CPU cannot
simultaneously make a memory reference.
wait one cycle for
access,

the

When the CPU must

I/0 controller to complete its

this is referred to by Foster [9] as cycle stealing.

During a block transfer,

many cycles will allocated, based

on the architecture of the computer, to the OMA transfer.
It should be noted that if the architecture permits, if the
CPU

requires

operating

on

physical

resources

that are

mutually exclusive of those required by the OMA operation,
the CPU and OMA operations can occur simultaneously.

This

will happen quite frequently during a DMA transfer.

The

overall affect is that the I/0 is serviced, and a slight
degradation of processing is

incurred.

The amount of

processing degradation is hopefully unnoticeable, and is
usually quite difficult to measure or estimate since most
I/O on military training devices occurs asynchronously.
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Military Equipment Interfaces
One type of interface often found
training

devices

are

those

purpose computers or special

in

interfaces

many

military

between

general

trainer simulation equipment

and actual military equipment such as military computers,
signal processors, or peripheral equipment.

The interfaces

of most concern to the trainer manufacturer, except in rare
occasions, are digital.

These interface requirements are

described within two military standards.
documents

which

describe

the

The two basic

requirements

of

these

interfaces can be found in Mil-Std-1397 [10] and Mil-Std1553 [11].

Both of these documents are specific to navy

systems, however, the requirements are applicable to the
army,

air force,

and marines.

On trainer procurements

associated with any of these services,
may be imposed,

as the protocols,

these navy Mi 1-Std's

voltage requirements and

other interface specifications are standardized for all
military equipment.
Mi l-Std-1397 [10] describes and classifies four basic
i n t er face types.
serial.

These are NT DS slow, NT DS fast, ANEW , and

These are also designated as Type A, Type B, Type C

and Type D respectively.

NTDS slow is a parallel interface

with

to

data

transfers

up

41,667 words per second and

voltage levels of 0 volts (logic 1), and -15 volts (logic
0).

NTDS fast is a parallel interface with data transfers

up to 250,000 words per second and voltage levels of 0 volts
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(logic 1),
parallel

and -3 volts (logic O).

Similarly, ANEW is a

interface with transfer rates up to 250,000 words

per second at 0 volts (logic 1) and 3 1/2 volts (logic O).
The serial Type D interface transfers data up to ten million
bits per second at plus and minus 3.25 volts.
The I/O requirements specified in this military standard
include control
requirements.
to

the

and

data signal

The control

functional

interconnected.

signal

categories

definitions and timing
definitions are tailored
of

equipment

being

These categories are defined as follows:

1.

Category I, computer to peripheral

2.

Category II, computer to computer (intercomputer)

3.

Category III, peripheral to peripheral

The

physical

interface

interconnection

established on two separate cables.

shall

be

The interconnected

equipment shall receive input data and associated control
signals on one cable,

while output data and associated

control signals shall be transmitted over the second cable.
As inferred, the output cable from one piece of equipment
shall be the input cable to the interconnected equipment.
It should be

noted that the word size for the parallel

interfaces is irrelevant.
military

Typical word sizes of current

equipment are 16-,

30- and 32-bits.

However,

equipment fielded in the 1950's and 1960's which are still
in operation also
words.

include word sizes of 18- and 36-bit
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The specific interface protocols for input and output
operations of Category I type channels are summarized in
Tab 1 es 2 and 3, and Category I I type ch an n el s are i nc 1 u de d
in Table 4.

Category III type of interfaces are virtually

non - ex i st en t.

For th i s type of i n t er face to function, one

of the peripherals must take on the role of a computer and
provided the protocols of the computer which was summarized
in Table 2.

TABLE 2
CATEGORY I OUTPUT CONTROL
Signal

Direction

EFR

Peripheral-Computer

EFA

Computer-Peripheral

ODR

Peripheral-Computer

ODA

Computer-Peripheral

TABLE 3
CATEGORY I INPUT CONTROL
Signal

Direction

EIE

Computer-Peripheral

IDR

Peripheral-Computer

EIR

Peripheral-Computer

IDA

Computer-Peripheral
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TABLE 4
CATEGORY II INTERCOMPUTER CONTROL
Receiving Computer

Transmitting Computer

EIE

EFR

IDR

Ready

EIR

EFA

IDA

Resume

The sequence of events associated with Table 2 are as
follows.

When the peripheral is ready to accept an external

function (EF) code word,
(request) 1 ine.

the peripheral

sets the EFR

When the computer detects the EFR,

places the EF code word on the output data (OD) lines.

it
The

computer also sets the EFA (acknowledge) to indicate that
the EF code word is on the OD lines.

The peripheral shal 1

detect the setting of the EFA line and samples the EF code
word from the OD lines.

The peripheral must also clear the

EFR line before the computer will recognize another request.
The computer shall also clear the EFA line before placing
the next word on the OD line.

This sequence is repeated for

each successive EF code word until the entire specified
block

of

code

applications,

words

has been

transmitted.

In

normal

the EF codes must be established prior to

transmitting data.
Assuming now that the peripheral is ready to accept
data,

the peripheral wi 11 set the ODR (output data request)
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line.

When the computer detects the ODR, it places one word

of data on the OD

lines,

acknowledge) line.

and sets the ODA (output data

The peripheral shall detect the ODA,

sample the data and clear the ODR line.
clears

the

ODA

line.

This

Next, the computer

sequence of events is also

repeated unti 1 the entire specified block of data has been
transferred.

Input operations, described in Table 3, are

very similar and are also based on this request/acknowledge
handshake.

The EIE

(external

interrupt enable) line is

available on most computers and allows masking of interrupts.

On computers where this signal is not available,

input operations are based on internal computer priorities.
Intercomputer external function transfers, in accordance
with Table 4, are also quite similar.

When the receiving

computer i s ready to accept an EF comm and word, i t sets the
EIE line.

The transmitting computer will recognize this as

the EFR 1 i ne,
1 i nes.

and sh al 1 pl ace the EF command word on the OD

This EF code word wi 11 stay on the 1 i nes unti 1 the

receiving computer sets the IDA line which is recognized by
the transmitting computer as the Resume line, upon which
time the transmitting computer sets the EFA (acknowledge)
line.

The receiving computer shall detect this signal as

the EIR line, sample the ID (input data) lines, clear the
EIE

line

and

transmitting

set

the

computer

IDA

(acknowledge)

detects

the

setting

line.

The

of

IDA

the

(recognized as the Resume), and then clears the EFA line
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before placing the

next word on the OD

lines,

and the

receiving computer shall clear the IDA line before reading
the next word on the ID lines.
The transfer of intercomputer data follows this same
pattern of events.

The transmitting computer places a word

of data on the 0 D 1 i n es and sets the ready 1 i n e to i n di cat e
that the data is on the lines, and is held there until the
receiving computer sets the Resume line.
co mp u t e r

de t e c ts

the

sett i n g of

recognizing it as the IDR line.

the

The receiving
Re a dy

1 i ne

by

The receiving computer

samples the ID lines, and sets the IDA (which is recognized
by the transmitting computer as the Resume) line.
transmitting computer detects the Resume,

The

clears the Ready

1 i n e, and i s now ready to p 1 ace another word on the 0 D 1 i n es

and repeat the above sequence.
Serial I/0 channels are specified to be able to transfer
up to 10 megabits per second using bi-polar plus and minus
3.25

volts,

phase modulated,

serial

pulse trains.

Two

cables are required to perform both input and output
operations.

Figure 11 is provided as an example of a pulse

phase modulated signal.
Serial transfers are accomplished using two types of
pulse trains:

control frames, and control and data words.

The first bit of each pulse train shall be a synchronization
pulse and is always a binary one.

A binary one is a pulse

of phase O degrees and is a high polarity followed by a low

I,

I

PULSE PHASE
MODULATED
SIGNAL ON
SERIAL CHANNEL

BINARY
TRANSMITTED
INFORMATION

INTERNAL
CLOCK

INTERNAL
SERIALIZED
DATA

l
0

I
a
0

I

1

l

0

l

Figure 11.

Pulse Phase Modulated Signal

0

0

r- ---1_ __

THE PULSE PHASE MODULATED SIGNAL IS THE COMBINATION OF THE
DATA SIGNAL AND THE CLOCK SIGNAL.

l

I

.i::a
0
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po 1 a r i ty.

A b i nary 0 has a p u 1 s e of phase 180 degrees and

sh a 1 1 b e a 1 ow po 1 a r i ty f o 1 1 owed by a hi g h po 1 a r i ty.

In

order to transmit, the fol lowing sequence of events shall
take place.
frame,

The transmitting equipment sends a control

requesting a word transfer.

sends a control frame,
word.

The receiving equipment

granting permission to transfer the

The transmitting equipment sends the word.

Control

frames

are 3 bits;

followed by 2 control bits.

a synchronization bit

The data word format shall

include a synchronization bit followed by a word identifier
bit and then the data bits.

When the data word is an input

word, the transmitting equipment shal 1 condition the word
identifier bit as follows:
data; binary

11

1

11

binary

11

0

11

if the word is input

if the word is an enable interrupt.

When

the data word is an output word, the transmitting equipment
shall condition the word identifier bit as follows:
11

0

11

if the word is output data, binary

external

function.

11

Referring back

1

11

binary

if the word is an

to Figure 2,

all

interfaces associated with "Special Interface Equipment"
represent interfaces which are Category

II

military

equipment interfaces.
As mentioned previously, one other type of interface is
often utilized for military equipment.

This interface is

cal led the "Aircraft Internal Time Division Command/Response
Multiplex Data Bus," and is described in Mil-Std-1553 [11].
Virtually all military aircraft incorporate this standard
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for communications within the avionics and onboard weapon
systems.

Time

division

multiplexing

(TOM)

refers

to

transmission of information from several signal sources
through one communication system with different signal
samples staggered in time to form a composite pulse train.
Word size is defined to be 16 bits plus a synchronization
bit and a parity bit.

Three types of words may be issued:

command, status, and data.
The multiplex data bus system functions asynchronously
in a command/response mode, and transmission occurs in a
half-duplex manner.
resides

with

transmissions.

Control of data transmission on the bus

a bus

controller,

which

initiates

all

The specific data format is irrelevant as

long as the receiving equipment knows what this format will
be.

The data code is defined as a Manchester II bi-phase

level.

A logic one shall be transmitted as a bipolar coded

signal 1/0 (i.e., a positive pulse followed by a negative
pulse).
(i.e.,

A logic zero shall be a bipolar coded signal 0/1

a negative pulse followed by a positive pulse).

Each command word is comprised of a synchronization
waveform,

a remote terminal address, a transmit/receive

(T/R) bit, a subaddress/mode field, word count/mode code
field, and a parity bit.

The synchronization waveform is an

invalid Manchester waveform.

The width is three bit times,

with the waveform being positive for the first one and onehal f bit times, then negative for the same period of time.
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The

next five bits are defined as the remote terminal

address.

Each device on the bus will

predefined address.

have a unique

The transmit/receive bit indicates the

action required of the intended receiving device. A zero
indicates that it is to receive, a one indicates that it is
to transmit.

The subaddress/mode bits (five bits) are used

to indicate the receivers subaddress or mode.
a

function

of

the

receiving

interpreted by such equipment.

equipment

This will be
and

must be

The data word count/mode

code (five bi ts) i denti fies the number of data words to be
either sent or received.

A maximum of thirty-two data words

may be transmitted or received in any one message block.
Much more detailed information pertaining to these
mi 1 i tary interface standards is avai 1ab1 e.

However, the

purpose of this discussion is to provide detail on how these
interfaces are utilized, and how they affect training device
applications.

Essentially, it must be remembered that when

operational equipment is utilized within a training device,
and

these

interfaces

are

specified on

the operational

equipment, the training device interfaces must rigidly meet
these requirements.

These interfaces cannot be changed, and

rather the training device must be designed to support these
interface requirements.
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Commercial Interfaces
Another approach, which relies on commercially available
interface packages, has been uti 1 ized on Device 14Gl (EMS
Development Corporation, Farmingdale, New York), Basic Sonar
Operator Trainer [12],

Device 2F132 (Sperry Systems

Management, Reston, Virginia), F/A-18 Operational Flight
Trainer [13],

and Device 2F88 (Scientific Applications,

Inc., Huntsville, Alabama), F4-J Weapon System Trainer [14].
Each of these designs incorporates a commercially available
interface package manufactured by Computer Products,

Inc.,

and is referred to as the Real-Time Peripheral (RTP) [15].
The RTP is a general purpose interface which provides
digital input and output modules, relay output modules, and
A/D and D/A conversion modules.

The heart of the system is

the Universal Input/Output Controller, which contains slots
for

sixteen

I/0

cards.

Up

to

eight

Universal

I/O

Controllers can be daisy chained to provide for expansion.
The RTP is compatible with most all minicomputers used
on current training devices.
utilizing a serial

The RTP is interfaced by

interface supplied by

the computer

manufacturer which is capable of OMA transfers.

All control

and handshaking must be established within the host
minicomputer.

The front end of the RTP is comprised of a

serial link transceiver card which fits into a dedicated
slot in the first RTP subsystem.

The transceiver then

converts from a serial format (as received from the host
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minicomputer} to a 32-bit word which is then transmitted
over the RTP 1/0 bus.
Input and output operations are handled quite simply.
To execute an input,
parameters to the RTP:

the host software must send three
l}

an RTP subsystem identifier, 2}

number of words to be transferred and, 3} the starting host
computer address to which the data is to be transfered.
Likewise, for an output, the same three parameters must be
sent to the RTP, except that the host computer address will
be the address from which data is retrieved.
host computer

Finally, the

must initiate an interrupt by sending a

control signal to the RTP upon conclusion of the output
transfer.

This is necessary so that the RTP can begin

processing of the data for subsequent conversion (for D/A
devices) and subsequent output.
The RTP
transfers.

by

itself is not capable of executing OMA

Typically, it must be interfaced to a computer

vendor interface which actually controls the 1/0 channel.
The RTP has a bandwidth of 250,000 words per second.
However,

if the transfer rate of the selected vendor

interface is less than this, the actual transfer rate will
be limited by that interface.

In most cases, the vendor

interface will exceed the capabilities of the RTP.

CHAPTER III
STANDARD SERIAL COMMUNICATION
General
Most high speed interfaces are accomodated by performing
parallel

data transfers.

However,

peripheral equipment in

particualar, often requires serial data transfers.

This

includes such devices as keyboards, trackballs, and CRT's.
These devices are usually located quite close to their host
computer.

Transmission speeds vary from 110 bits per second

(baud) up to 19,200 baud.
baud.

For

Most CRT's run at 4800 or 9600

remote applications

requiring

modems,

when

connected over standard telephone lines, most transmit at
300 baud.

However, with special grade telephone lines, 4800

baud is attainable.
special

Even higher rates are offered utilizing

telephone services which provide a transfer

capability of 1.5 megabits per second.
Since there are 128 ASCII character codes, only 7 data
bits are required to uniquely encode each character.
However, special framing bits are also required in order for
data to be transferred asynchronously.
use one start bit and two stop bits,

One convention is to
plus a parity bit.

This means that each character transmitted will actually be
11 bits long.

Therefore,

a 110 baud transmission rate

equates to 10 characters per second.
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To put this in

47
perspective,

one only needs to print a page of textual

material at 10 characters per second to realize how slow
this is.

Of course 19,200 baud will be considerably faster

at approximately 1745 characters transmitted per second.
By

utilizing

start

and

stop

bits,

asynchronous

transmissions are possible and special strobing or latching
is not needed.

The transmission procedure is normally based

on a request and acknowledge handshake.

The sender

i n di cat es the av a i 1 ab i 1 i ty of data to the rec e i v er and
transfers the data; the receiver completes the handshake by
acknowledging the receipt of the data.
Many support devices are available to the design
engineer which makes the definition of such an interface
quite

simple.

Specifically,

a Universal

Asynchronous

Receiver/Transmitter (UART) [16] is available which can
accomodate bit lengths from 5 to 8 plus parity options and
start and stop bits, and is RS-232C compatible.

It should

also be noted that most microprocessor manufacturers have
their own serial interface support circuits similar to a
UART whi ch offers

a hi g h degree of f 1 ex i b i 1 i ty.

Thi s

includes the Motorola MC6851 Asynchronous Communication
Interface Adapter.
Analysis

of

various

interfaces

[17]

shows

that

transmission speed is a direct function of transmission
distance. Figure 12 graphically shows this relationship for
di ff ere n t types of ; n t er faces,

i nc 1 u di n g RS - 2 3 2, Local Are a
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Networks, and the IEEE-488 GPIB (a parallel bus interface to
be discussed in Chapter IV).
will

focus on the

The remainder of this section

EIA serial

standards and Local Area

Networks.

EIA RS-232C
Almost all applications involving a computer require
the implementation of at least one serial communications
port.

This is true regardless of the type of application

involved.

Figure 2 identifies the CRT, real time clocks,

line printer, and A/N terminal (CRT and keyboard) as either
RS-232 or RS-422.

A brief history of the evolution of data

communications was provided by McNamara [18] of Digital
Equipment Corporation, and is summarized in the following
paragraphs.
In the early days of data communications, American
Telephone and Telegraph Company was,

for all

practical

purposes, the only provider of data communications services.
Therefore, the modems and data communications equipment
developed by Bell Laboratories and manufactured by Western
Electric, became de facto industry standards.

However,

manufacturers of computer and data terminal equipment needed
to

know

the

interface.

electrical

characteristics of

the Bel l

In addition, independent modem manufacturers

offered high speed synchronous modems for private line use.
These

manufacturers

needed

to

know

the

electrical
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charc.cteristics of the computer and terminal
interfaces.

To solve these problems, the Electronic

Industries Association (EIA),
System,

manufacturers

in cooperation with the Bell

independent modem manufacturers,

manufacturers,

developed

and the computer

a standard for

the interface

between Data Terminal Equipment and Data Communications
equipment.
Ultimately, EIA RS-232C [19] was established which
i mp o s e s

s pe c i f i c a t i o ns i n f our

electrical

signal

ma ,i o r

characteristics,

mechanical characteristics,

ar eas:

2)

3) a functional

the

1 ) t he

interface

description of

the interchange circuits, and 4) a list of standard subsets
of specific interchange circuits for specific groups of
communication system applications.

It should be noted that

the RS-232C standard only defines the interface of a device
to a communication line and does not specify a protocol for
handling the actual communications.
No t a 1 1 de v i c e s wh i c h a d ve rt i s e RS - 2 3 2C c o mp a t i b i 1 i ty
will

work together since some manufacturers use the

predefined

signals

in

different

ways

unconnected pins for special purposes.

and

some

use

TAEG [4] reports

that a compatible RS-232C device must have both the correct
pin connections and the correct information on those pins.
What RS-232C compatible means is that the electrical and
mechanical characteristics do not violate RS-232C.

McNamara

[18] summarized that there is little in this statement to
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g u a rant e e t 11 at the fun ct i on of the i n t er ch an g e c i r cu i ts
meets the standard, or that the interchange circuits
provided are sufficient to cover all systems applications.
Essentially, the RS-232C standard [19] guarantees that:
1)

voltage and signal

levels will be compatible,

2)

the

interface connectors may be plugged together mechanically
and maintain correspondence between pin and wire connections
and, 3) certain control information supplied by one device
will be understood by the other device.

Table 5 identifies

the signals associated with RS-232C interfaces, although
most devices only require the implementation of a subset of
signals.

TABLE 5
EIA INTERCHANGE CIRCUIT DESCRIPTION
Signal

Function

AA

Protective Ground *

AB

Signal Ground *

BA

.
Transmitted
Data *

BB

Received Data *

CA

Request to Send *

CB

Clear to Send *

cc

Da ta Se t Re a dy *

CD

Data Terminal Ready *

CE

Ring Indicator

52

TABLE 5 - Continued
Signal

Function

CF

Received Line Signal Detector*

CG

Signal Quality Detector

CH/Cl

Data Signaling Rate Selector

DA/DB

Transmitter Signal Element Timing

DD

Receiver Signal Element Timing

SBA

Secondary Transmitted Data

SBB

Secondary Received data

SCA

Secondary Request to Send

SCB

Secondary Clear to Send

SCF

Secondary Received Line Signal Detector

Note:

asterisk denotes most commonly used signals

In addition,

the standard specifies the functional

interchange circuit description for serial binary data
exchange, two primary channels and two secondary backup
channels, one in each direction.

There is also a maximum

distance limitation of fifty feet between devices.

Some of

the more commonly used signals specified by this standard
are denoted on Table 5 with an asterisk.
In addition to the fifty foot maximum transmission
distance is the restriction of a maximum transfer rate of
20,000 bits per second.

Recent updates to this standard

have resulted in three new standards.
standard

is

RS-423A

[20]

which

The first new

provides

electrical
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specifications associated with unbalanced-voltage,
interface circuits.
shown in Figure 13.

digital

The unbalanced interface circuit is
As reported by McNamara [18], the most

important aspect of this specification is that the receiver
determines the signal being transmitted on the basis of the
voltage of lead A relative to the signal ground lead.

The

second new standard is RS-422 [21] and provides electrical
specifications for balanced-voltage interface circuits.

The

balanced interface circuit is shown in Figure 14.

McNamara

[18]

of

reports

that

the

most

important

part

this

specification is that the receiver makes its determination
of what an

11

on

11

and

11

off

11

voltage is on the basis of the

relationship of the A terminal to the B, and not the
relationship of the terminal to ground.

The new standards

provide a substantial improvement over RS-232C in terms of
voltage protection fo_r integrated circuits which use low
voltages,

as well

as improved transmission speed.

The

improved transmission speeds are shown in Figure 15.

RS-

232C required twenty-five volts which could potentially
resu 1 t
Finally,

in circuit damage when connected improperly.
a more general standard which incorporates RS-422

and RS-423A is RS-449 [22].
provides functional

It is this standard which

and mechanical

specifications for both

RS-422 and -423, and is intended to replace RS-232C.
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Local Area Networks
With the increased requirement for integrating two or
more trainers together in order to perform tactical
training, as well as an increased demand for distributed
processing,

the requirement for processor to processor and

trainer to trainer communications has

rapidly

evolved.

Typical intra-trainer applications may be to share common
resources and databases, while inter-trainer applications
may be necessary in order for multiple trainers to operate
using common scenarios and environments.

Applications

requiring position keeping functions and common ocean models
might be simulated within a single computer and shared via a
local

area

network

(LAN) by

several

weapon system and

command and control trainers.
The use of local area networks in trainer applications
is fairly new.
under

Only one trainer, Device 20Fl5, is presently

development which makes use of a LAN.

However,

current and future trainer acquisitions explicitly require
such networks, and others have functional requirements which
can be accomodated by a LAN.

This includes Device 14G2,

14G3, 14G4 (discussed in Chapter I) AN/SQQ-89 Maintenance
trainers and also Device 14A12,
Warfare Trainer.

Surface Anti-Submarine

These trainers all require instructor

monitoring of a large number of student stations, each of
which are controlled by local processors.
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Simply put, a LAN is a communication network that interconnects locally distributed computer systems.

More speci-

fically, the characteristics of a LAN are described by Shoch
and others [23] as follows:
1.

Relatively high data rates (1 to 10 megabits per

second)
2.

Geographical distance spanning approximately one

kilometer
3.

Ability to support many independent devices

4.

Simplicity

5. Good error characteristics, good reliability, and
minimize dependence upon any centralized components or
control
6. Efficient use of shared reaources
7. Stability under high load
8. Fair access to the system by al 1 devices
9. Easy installation of a small system, with graceful
growth as the system evolves
10. Ease of reconfiguration and maintenance
11. Low cost
T he o re t i c a 1 1y , w he n u t i 1 i z i n g a 1 o c a 1 a re a ne t wo r k , a ny
two devices should be able to communicate with each other.
However, each device must be physically compatible and must
understand

the

protocol

communicating with.

To

of

the

device

this end,

the

which

it

is

Institute of

Electrical and Electronic Engineers (IEEE) has formed a
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committee (IEEE-802 Committee) for the purpose of standardi z i n g 1oca1 a r e_a networks.

However, before such a standard

can be developed, many aspects must be considered such as
the following:
signals,

1)

the cable, 2) connections, 3) electrical

4) how data is to be sent between different

devices, and 5) the formats and meaning of the data.

In

order to make the development of such a standard manageable,
the International Standards Organization (ISO) has developed
a general model for data communications called the Open
System Interconnection Model.

This model is depicted in

Figure 16.
If there are two computers which must communicate, each
with programs executing in them,

the ISO model

makes a

distinction between these executing programs and the task of
communication.

The communication task is subdivided into

seven subtasks which are commonly referred to as layers.
Definitions for these layers are included in Table 6.

TABLE 6
SEVEN LAYER ISO MODEL
Layer

Classification

Functions

7

Application

Support user and applications tasks. Overall
network management.

6

Presentation

Encoded data is translated and connected to
display on CRT's and
printers.
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TABLE 6 - Continued
Layer

Classification

Function

5

Session

Controls system dependent aspects of commu ni cations.

4

Transport

Once path is established, allows exchange
of data reliably and
sequentially.

3

Network

Addresses messages,
sets up paths between
communicating nodes.

2

Data Link

Establishes an error
free communications
path between nodes over
channel, frames messages, checks the data.

1

Physic a 1

Electrical and mechanical aspects of interfacing medium.

These layers support one another in a heirarchial fashion:
layer 2 is served by layer 1 and in turn serves layer 3.
Layers also communicate with equivalent layers in other
devices via an established protocol.
Within a given device, a layer communicates with the
1 ayer above and be 1 ow through i n t er faces.
produced by
standards

different
must be

manufacturers

to

For devices

be compatible,

established for each

identifies specific protocols and conventions.

layer which
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Graube

[17]

summarizes

the

basic

framework

and

objectives which the proposed IEEE-802 standard must conform
to as follows:
1.

Commercial and light industrial applications

2. Transmissions up to 2 kilometers with a data rate
between 1 and 20 megabits per second
3.

Up to 200 devices per network

4.

Independent of type of transmission media

5.

Reasonable reliability; only one undetected data

transmission error per year
6.

Failure of a device will

not make the network

inoperable
7.

The

network

should

provide

peer

to

peer

communications; any device should be able to talk to any
other without the use of any intermediary devices
The committee effort will provide a standard,

IEEE-802

[24], for layers 1 and 2 of the ISO model (physical and link
layers).

The proposed standard classifies LAN's as either

"Contention" or

"Tokenpass.

11

The

contention

method is

called Carrier Sense Multiple Access with Collision
Detection (CSMA/CD).

This scheme is further subcatagorized

as baseband,

than

broadband,

less

10 megabits

per second,

greater than 10 megabits per second.

and
The

Tokenpass networks are divided into bus and ring.
The contention or CSMA/CD standard will define a method
whereby a link layer which needs to transmit data, will

63

first listen to determine if another device is transmitting.
If the transmission medium is busy, the device must wait.
If the medium is not busy,
trans mi t.
is

the device then begins to

However, b e c .au s e of s i g n a 1 p r op o g at i o n de 1 ay s, i t

possible

for

two

or

more

devices

to

transmit

simultaneously.

When this occurs, the data on the medium

wi 11

The standard protocol

"collide."

wi 11 be for each

device to detect the collision, and stop transmitting for a
random period of time such that upon re-transmission, the
data will not collide again.

If a collision occurs again

involving the same devices, each device must not re-transmit
for a random time twice as long as before.
This

method

relies on

statistical

methods to avoid

collisions, so it is possible that a device's transmission
may repeatedly collide.

Also, the transmission line must be

limited to a maximum length for a given data rate and data
unit size in order for CSMA/CD to work.
CSMA/CD systems

must ensure that collisions can be

detected by requiring that messages be greater that a fixed
minimum

length.

If

two

devices

begin

transmitting

simultaneously, the messages must be long enough so that at
least part of the messages tollide, and that the collisions
wil 1 be detected during the transmission.

This must hold

true no matter how far apart the devices are physically
located

along

the

transmission

media.

The

CSMA/CD

specification requires that messages be at least 512 bits
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long, which in turn limits the maximum network length to
2500 meters of cable. Miller and Douglas [25] state that if
CSMA/CD is used as the access method on a broadband network,
the

distance

sensitivity

is

increased

because

the

propagation path is double since each signal must travel the
length of the cable and back.

However,

ty~ical

applications

us i n g b r o a db and have add i ti on a 1 features such as ass i g n i ng
devices to different frequencies, thus allowing devices,
within certain restrictions, to transmit simultaneously
without being concerned with data collisions.
To summarize this discussion on CSMA/CD, it is apparent
that the specific application and amount of traffic must be
sufficiently analyzed prior to selecting this method.

High

message volume and a highly populated network could pose
serious problems to the successful

implementation of a

network.
The other access

method previously

mentioned is

classified as the tokenpass network, and is quite different
from CSMA/CD.

The following discussion summarizes a report

b y Ap p a 1 a r a .i u [ 2 6 ] a n d i s i n t e n d e d t o p r o v i d e a b r i e f 1 o o k
at this

type of

network.

A Tokenpass

configured in either a bus or ring topology.

network can be
Unlike CSMA/CD

networks,

devices interfaced to a tokenpass network must be

active.

The token,

which is a special bit pattern,

circulates around the ring in a particular direction when
there is no device trans mi tti ng.

Access rights to use the
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network is established in a pre-determined order.

A device

can only have access when it "captures" the token.

To

initiate a transmission, a device receives the token and
transforms it into a "connector."
beginning of message (BOM).

The connector forms the

The BOM

is foll owed by a

destination address, a source address, the actual message
data, and an end of message.

The transmitting device places

the message and token back on the ring.
transmitting,

When a device is

the other devices on the ring are responsible

for identifying the message.

If the message is addressed to

such a device, the device then receives the information.
not,

that device re-transmits the message until

eventually passed to the intended device.
the destination device,

If

it is

Once received by

the message continues to be passed

around the ring until it reaches the originating device.
This

provides

a

network

acknowledge

such

that

the

originating device may relinquish control of the network by
passing the token to the next sequential device on the ring.
The ring itself operates in two modes:
transmit.

listen and

In the listen mode, the interface checks if the

receiving bits form a token.

When the token is transformed

into a BOM, the ring interface switches to transmit mode.
In general, local networks can be configured in any of
three topologies:
configuration,

busses,

rings and stars.

In a star

the central hub is responsible for switching

messages between devices.

The

IEEE

standard wi 11

not
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support this configuration since a failure to the central
hub

would

render

the

network

inoperable.

The

IEEE

requirement that a failure of a single node not affect the
rest

of

the

network

configuration.

can

not

be

attained

in

such

a

The bus configuration can be used for both

Tokenpass and CSMA/CD networks, and these will be supported
by the IEEE.

The ring topology can be used for Tokenpass

but not for CSMA/CD.

The three basic IEEE subsets are for

CSMA/CD (bus), Token-ring (as discussed above), and Tokenbus.

As a caution to potential specifiers of LAN's, Graube

[17] warns that CSMA/CD devices will not be compatible with
Token-bus or Token-ring devices.
The last access method to be discussed, Token-bus, is
quite similar in operation to the Token-ring.
difference

is

the

topology

of

the

The primary

network.

Basic

operational characteristics are identical to the Token-ring,
meaning the token is passed from Device
a predetermined order.

With

11

A to Device
11

11

C

the passing of a token

11

in
or

message, the transmitting device must address the message to
the

intended

device,

but

must

do

so

via

intermediary

devices. Each intermediary device knows from which node a
message or token came from, as well as where it is to go.
In the event the message that is received is intended for
another device, the message will continually be placed back
on the bus until the message has been transferred to the
intended device by way of the predetermined order.
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I n a report on 1 o ca 1 are a network tech no 1 o gy, Kot e 11 y
[27] points out a number of important advantages associated

with Tokenpass networks.

Since token passing is highly

deter mi n i st i c and pre deter mi n e d, the maxi mum de 1 ay that a
device will
accurately

encounter in gaining network access can be
calculated.

Other

key

advantages

includes

guaranteed maximum access times to accomodate real-time
applications,
and

media

reliable operation under all
independence

load conditions

without collision

detection

Disadvantages are that tokens travel only in

mechanisms.

one direction, and if a node misses a token, it must wait
until the token makes a complete ring revolution.

And since

token passing operates asynchronously, message tokens can
get

lost,

destroyed

or

degraded.

To

avoid

these

complications, the design of such Tokenpass devices becomes
more complex.
As mentioned at the beginning of this section, only one
training

device currently

makes use

of

a LAN.

The

Environmental Generation and Control System {EGCS) within
Device

20F15,

Tactical

Advanced

Combat

Direction

and

Electronic Warfare Trainer, uses Ethernet {CSMA/CD) for
transmitting track and target information to satellite
trainers.

EGCS

is

made up of three Digital

Corporation VAX 11/780 digital comuters.

Equipment

The EGCS will

maintain track coordinates for 2000 target tracks.

This

information will be transmitted to 16 weapon system trainers

68
over one network, and second network wi 11 be incorporated to
transmit track offset data (in spherical coordinates} to 22
radar

simulations.

Each

simulation

will

be that of a

specific navy radar, which in turn will stimulate the 16
trainers.

Device 20Fl5 is currently in early development,

and essentially consists of a

11

paper" design.

Most data

wi 11 be transmitted from a single VAX 11/780 to the radar
simulations or the weapon system trainers. Therefore, since
most

data

traffic

will

emanate

from

a

single

source,

problems associated with collisions will be avoided.
Now that a basic understanding of local area networks
has been presented,

a short discussion is necessary to gain

i n s i g ht i n to the i mp l em en tat ion and i n t er fa c·i n g of a LAN.
Digital

Equipment

Corporation

[28]

provides

a

generic

discussion pertaining to interfacing concepts associated
with LAN's, and is summarized in the following discussion.
A Communications Interface Unit (CIU} is a device that
provides the direct interface to a network.
are

modems

which

are

used

in broadband

Two such CIUs
networks,

transceivers which are used in baseband networks.

and
The

physical connection from the CIU to the network medium is
called a Media Access Unit (MAU}.
used,

Where a cable medium is

this is most often a form of cable tap which actually

pierces the network medium.
449 connectors are used.

In other cases, RS-232C or RS-
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In distributed networks such as a ring or bus topology,
the network interface logic resides in the CIU hardware and
f i r mwa re.

T h i s g i v e s ea c h no de c o n tr o 1 c a p ab i 1 i ty a n d

access to the network.

The CIU monitors the network channel

for message traffic to determine if it can transmit the
message on its node.

Monitoring would take the form of

interpreting the token in a Tokenpass ring or noting the
absence of transmissions or collisions on a contention
oriented network.

In addition, the CIU must recognize its

node address, accept messages addressed to it, and transfer
them to the node specific interface.

In a ring network, the

CIU must be capable of repeating messages addressed to other
nodes on the network, and pass the token.

The CIU must also

translate signals from the node interface into a format
appropriate for transmission.

It is also responsible for

driving the message over the medium, for power and ground
isolation,

and for error detection at the physical and data

link levels.
A Bus Interface Unit (BIU) is an interface component
between the node's internal bus and the CIU.

When low speed

devices like terminals and printers are connected to modems,
the BIU might conform to industry standards like RS-232C in
terms of physic a 1 connections and e 1e ctr i ca 1 comp at i bi 1 i ty.
For more complex devices such as processors or mass storage
peripherals, the BIU's must interact with vendor-specific
network control software in order to implement the higher
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level

network functions.

designed
vendor.

specifically

for

These types of BIU devices are
the

devices

of

a

particular

An example of a BIU is a OMA interface for remote

access to a computers local storage.

CHAPTER IV
STANDARD BUS INTERFACES
Overview of Bus Interfaces
Due largely to the increased number of microcomputers
and distributed processing architectures, the use of bus
interfacing techniques has become a widely used and a much
viable practice.

Tanenbaum [29] defines a bus as a number

of parallel wires, with separate wires for data, address,
synchronization and control.

This may sound like an

oversimplification, however, it is not the physical features
of a bus,

but how the bus is shared and controlled by

independent devices that makes each bus concept unique.
The intent of this section is to present an overview of
some of the more commonly used busses.

The primary focus

will be on those bus interfaces which have, or will soon be
endorsed by the IEEE.

It is necessary to limit discussions

to a select few since there is a proliferation of busses on
the market.

Most of the busses utilized are those that were

developed as a marketable product associated with a
microprocessor manufacturer, such as Intel Corp.

Intel

sponsored the design and development of Multibus for use
with Intel iSBC products.

This has become such a successful

and widely used product that the IEEE has proposed the
Multibus as a de facto standard, and is identified as IEEE71
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796 [30].

Other such proposed standards came about in much

the same way, including the VME bus, Multibus II, as well as
the IEEE-488 Standard Digital Interface for Programmable
Instrumentation [31].

There is one proposed bus standard

which from its inception has been IEEE sponsored and is
known as

IEEE-P896 [32].

These busses were chosen for discussion due to their
wide

acceptance by

prerequisite

for

industry,

successful

training device designs.

which

appears

to be a

into

military

integratio~

While the IEEE-488 standard has

been in existence since 1975, its use in training devices
has been minimal.

This is based upon two premises.

First,

the computer system architectures have leaned away from
distributed processing,

and second,

primarily for instrumentation devices,
standard

test

lab

equipment such as

frequency generators.

the IEEE-488 is

which would include
oscilloscopes

and

Most trainers do not employ these

type of components, except for maintenance trainers.

It is

not anticipated that IEEE-488 interfaces will gain much use
in military training devices because it is primarily for
test instrumentation.

Maintenance trainers often require

simulation of such test instrumentation.
distribution of processing,

With more and more

it is anticipated that some of

the newer bus standards wil 1 find their way into a large
number of training devices.
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Within the following discussions pertaining to standard
busses,

the

reader

should

be

warned

that

while

standardization is often good, there are pitfalls associated
with the selection of specific busses. Teja and Peterson
[33]

state

that one

must be aware of

the

limitations

associated with each bus so that design tradeoffs can be
made.

Addressing,

number

of

supportable

devices,

requirements for master/slave configurations, and electrical
characteristics must be considered as well as potential
growth requirements before a selection can be made.
positive note,
the

On a

designing around a totally defined bus frees

designer from

considerations.

having to

be

concerned

about bus

The designer can't change the bus, but
The bus characteristics will

neither can anyone else.

remain constant even as a system is modified.

IEEE-488
More and more instruments are control led by their own
embedded microprocessors.

This al lows for efficient I/0

between different instruments.

The General

Purpose

Interface Bus was initially developed by Hewlett-Packard,
and officially adopted as

IEEE-488

[31]

in 1975.

Its

purpose was to eliminate I/O incompatibility between various
instrument manufacturers.
minimal
protocol

primarily

due

However, use of this standard was
to

the

complexity

of

the

logic

and the unavailability of low cost integrated
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circuits. Today, IEEE-488 type controller circuits can be
found as

integrated circuits which effectively implements

the IEEE-488 standard.

One such product is the Motorola

M68488 General Purpose Interface Adapter.
General characteristics of systems which employ IEEE-488
specifications allow a maximum of 15 devices interconnected
by a single bus structured as follows:
1.

Data bus - 8 lines

2.

Data byte transfer control bus - 3 lines

3.

General interface management bus - 5 lines

Additionally, the bus length shal 1 not exceed 20 meters, or
twice the number of devices, whichever is less.
The data rate which this bus will operate is dependent
upon the type of circuit used to drive the signals.
standard specifies three rates:

1}

The

250,000 bytes per

second, up to 20 meters using 48 mA open collector drivers,
2}

500,000 bytes per second, up to 20 meters using 48 mA

three-state drivers, or 3}

1,000,000 bytes per second using

48 mA three-state drivers when the maximum distance is one
meter per device (for example, 10 devices will operate over
10 meters at one megabyte}.
This interface standard further defines three functional
elements necessary to organize and manage the flow
information.

These functional elements are

acting as a listener, 2}
3}

1}

of

a device

a device acting as a talker, and

a device acting as a contra 11 er.

A device with the
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cap ab i 1 i ty

to

1 i st en can be addressed by

an

i n t er face

message to receive device dependent messages from another
device.

Device dependent messages are transmitted via the

interface system, but are not used or
interface system.

processed by the

Likewise, a device with the capability to

talk can be addressed by an interface message to send device
dependent messages to another device.

And finally, a device

with the capability to control can address other devices and
command such devices to listen or to talk.

A l so ,

a

controller can send interface messages to command specific
actions within other devices.

However, a controller does

not send or receive device dependent messages, unless it
also

has

listen or talk capabilities.

functions

are

described

in

Table

Basic interface
7,

along

with
...

identification of various submodes for each functional
element.

TABLE 7
BASIC IEEE-488 INTERFACE FUNCTIONS
Function

Description

TALKER
Basic Talker

To let an intrument send data
another instrument

Talk only

To let an instrument operate
in a system without a controller
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TABLE 7 - Continued
Function

Description

Unaddress if my listen address (MLA)

To prevent an instrument capable of functioning as both a
talker and a listener from
talking to itself

Extended Ta 1 ker (TE)

Same as talker function with
added addressing capability

Serial Poll

To send a "status byte" to the
controller and .identify itself as the source of a service request

LISTENER
Basic Listener

To let an instrument receive
data from another instrument

Listen Only

To let an instrument operate
in a system without a controller

Unaddress if my talk
address (MTA)

To prevent an instrument capable of functioning as both a
talker and a listener from
listening to itself

Extended Listener (LE)

Same as listener function with
added addressing capability

SOURCE HANDSHAKE

To synchronize the transmission of information on the
data bus by the talker when
sending instrument generated
data and by the controller
when sending interface messages

ACCEPTOR HANDSHAKE

To sync the receipt of information on the data bus for all
interface functions when receiving interface messages and
for the listener function when
receiving instrument generated
data
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TA 8 LE
Function

~,

- Co n t i n u e d
Description

CONTROLLER
System Controller

To let an instrument send the
interface clear (IFC) or remote enable (REN} messages

Send Interface Clear
( IF C}

To let a system controller
take charge from another contro 11 er and/or initilize the
bus

Send Remote Enable

To let a system controller enable instruments to switch to
remote control

Respond to Service
Requests (SRQ}

To let a controller respond to
service requests

Send Interface
Messages

To let the controller send
multiline interface messages

Receive Control

To let the controller accept
on the bus from another controller

Pass Control

To let the controller pass
control to another controller

Parallel poll

To let the control execute a
parallel poll

Take Control
Synchronously

To let the controller take
control of the bus without
destroying a data transmission
in progress

Andrews [34] offers

that IEEE-488 was primarily

developed as a means for communicating over a common bus
between instrumentation type of devices.
protocol

The communication

is based on a strict handshake,

which allows

asynchronous communication between devices of different
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speeds.

The basic timing sequence for a system composed of

one talker and multiple listeners is shown in Figure 17.
The handshaking

process keyed to this figure is as follows:

1.

Source initialized DAV to high (data not valid)

2.

Acceptors initialize NRFD to

low

(not ready for

data), and sets NDAC to low (data not accepted)
3.

Source checks for error condition (NRFD and NDAC

high), then sets the data byte on the DID (data input/output
lines)
4.

Source delays to allow data to settle on DID lines

5. Acceptors have all

indicated readiness to accept

first data byte - NRFD line goes high
6.

Source,

upon sensing NRFD high,

sets DAV

low to

indicate that data on DID lines has settled and is valid
7. First acceptor sets NRFD low to indicate that it is
no longer ready, then accepts the data - other acceptors
follow at their own rate
8.

First acceptor sets NDAC high to indicate that . it

has accepted the data - NDAC remains

low due to other

acceptors driving NDAC low
9.

Last acceptor sets NDAC high to indicate that it has

accepted the data - since all have now accepted NDAC goes
high
lD.

Source, sensing that NDAC is high, sets DAV high -

this indicates to acceptors that the data on the DID lines
is not now valid

NDAC

NRFD

DAV

L

L
H

H

L

H_

\.

Figure 17.
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11.

Source changes data on the DIO lines

12.

Source delays to allow data to settle on DIO lines

13.

Acceptors sense DAV is high and set NDAC low in

preparation for next cycle,

NRFD remains low until all

acceptors are ready for data, and the cycle repeats for each
subsequent transmission
There are many devices available and advertised as IEEE488 compatible.

However,

since any one instrument doesn't

perform every possible bus function,
is divided into subsets.

the IEEE-488 standard

Even though each subset is fully

specified, not all devices that claim to perform a given
subset actually do.

This is based on an evaluation

performed by Coan [35] during a cross-section analysis of
IEEE-488 products and how to test for compliance to the IEEE
standard.

IEEE-796
One of the most widely accepted and used busses is known
as Multibus.

Multibus was originally created at Intel

Corporation, and because of its widesptead use, Task 796
Working Group was formed with members of the IEEE Computer
Society's Microprocessor Standards Committee.

This group

was tasked with ·drafting IEEE-796 [30], which is based on
Multibus • . IEEE-796 was formally approved in April 1983.
The object of this standard is to define a general
purpose microcomputer system bus and to specify device-
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independent

electrical

requirements.

It will

and

also

functional

enable

interface

interconnection

of

independently manufactured devices into a single functional
system

which

includes

capabilities.
refers

to

devices

with

The name Multibus,

not

one

bus,

but

to

a wide

range

of

as might be expected,
three

busses.

More

specifically, there is the main bus known as the Multibus
parallel system interface,

a local expansion bus,

and a

Multichannel OMA I/O bus.
The overall bus structure is based on a master-slave
relationship whereby the master device

{CPU or controller)

takes control of the bus, and the slave device (memory or
I /0 de vi c e ) , upon deco di n g i ts address,
command provided by the master.
relationship

acts based upon the

Due to this master-slave

and associated handshaking,

devices

different speeds may be interfaced via the bus.

of
Bus

bandwidth is specified at data rates up to 5 megabytes (or
16 -bi t words ) per second.
Additionally,

control

logic

is

provided to

include

provisions for multiple masters interconnected to a single
bus which provides for a multiprocessor configuration and
possibly shared resources.
address

spaces:

The bus supports two independent

1) memory and 2) 1/0.

During a memory

access cycle, the bus allows direct addressing of up to one
megabyte using its 20-bit address field.

During I/0 bus

cycles, the bus allows addressing of up to 64Kbyte 1/0 ports
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using 16 bit addresses.

Memory access as well as I/O can

support either 8-bit or 16-bit transfers.
A master is any device which has the ability to control
the bus.

This control

is invoked by acquiring the bus

through bus exchange logic and then generating commands,
a d d re s s s i g n a 1 s a n d me mo r y o r I / 0 a d d r e-s s e s.

S 1 a v e s a re

defined to be modules which decode the address lines and act
upon command signals from the masters.
capable of controlling the bus.

The slaves are not

A typical system model

utilizing a single master plus two slaves is shown in Figure
18.

As stated previously, a typical system can support

multiple masters provided that there is a means for each
master to gain control of the bus.

Two priority methods

have been established for implementation of the bus
exchange.
The first method is a serial priority technique whereby
the bus priority output line of each master is connected to
the bus priority input line of the next lower priority
master.

The bus priority input line of the highest priority

master shall always be active or
arbiter.

connected to the

bus

The bus priority output for a given master is

asserted if its bus priority input is active and the master
sending the the bus priority input signal active is not
requesting the bus.

Therefore,

when a master requests

control of the bus, it shall set the bus priority output
line which in turn disables the bus priority input line of
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all lower priority masters.

The constraint for determining

the maximum number of masters which can be linked together
is limted by the fact that the bus priority input signal
must propogate through the entire chain within one bus clock
cycle.

If a 10 MHz clock is used, the number of masters is

limited to three.
The second p r i or i ty t e c h n i q u e i s k now n as the par a 1 1 e 1
arbitration technique.

In this case, bus allocation is

determined by a bus arbiter.

A little more flexibility is

gained through this method as to the priority scheme, and is
a function of how the bus arbiter is configured with the
masters.
The primary function of the IEEE-796 bus architecture is
to provide a path for the transfer of data between modules
on the bus.

A data transfer occurs when the bus master

{identified as the master with control of the bus) places
the memory address or I/0 port address on the address 1 ines.
If the operation is a write, the data would also be placed
on the data lines at this time.

The bus master generates an

I/0 read or write or memory read or write, which activates
the appropriate bus slave.

The slave then accepts the data,

or places data on the data lines if it is a read operation.
A transfer acknowledge signal is then generated by the slave
and sent to the master, allowing the master to complete its
cycle by removing the command from the command lines, and
then clearing the address and data lines.
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An additional feature of this standard is that it is
adaptable

to

8- or

16:--bit

addresses

for

I/O

ports.

Therefore, an I/0 slave must be capable of being configured
to decode 8- or 16-bit addresses.
data transfers can be executed:

Likewise, three types of
1) transfer of low byte, 2)

transfer of high byte, or 3) transfer of a 16-bit word.
When

defining

a system

utilizing

the

IEEE-796 bus

system, it is not necessary that all modules have identical
capabilities.

For example,

a master with an 8/16-bit data

path and a slave with an 8-bit data path can be configured
within the same system.

However,

the application must

restrict itself to 8-bit access to the slave device.

The

concept that must be kept in mind is that of potential
capability versus actual capability.

Multibus II
The architecture of the Multibus II bears a similar
resemblance to the Multibus which was previously discussed.
It consists of a parallel

system bus,

the local

bus

extension, a serial bus extension, an I/O expansion bus, and
a Multichannel OMA I/0 bus as shown in Figure 19.
Multibus,

Multibus

II

synchronous handshaking.

Like the

is a multiplexed system with
Wilson [36] provides a discussion

of Multibus II characteristics, and is summarized in the
following paragraphs.

MEM

Figure 19.
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Multibus II has been structured to allow tailoring to
suit the needs of the users application.
called "functional

This philosophy is

partitioning," which entails breaking a

large problem into manageable pieces based on the needs of
the function.
processing,

Typical microcomputer system functions are
mass

storage,

generation and control.

communications

and

graphics

In a well partitioned system, data

movement and communication between modules is minimized.
The Multibus II architecture defines standard interfaces
between each functional module,
for a specific purpose.

and tailors each interface

The parallel

system bus is

optimized for interprocessor communication and data
movement.

The local bus extension is optimized for high

speed execution and the serial system provides for low-cost
interprocessor communication.
The parallel system bus supports a 32-bit memory address
space,

a 16-bit I/0 address,

address space.
32 bits wide.

and a 16-bit interconnect

Data is clocked at 10 MHz and can be up to
It has a transfer capability that can yield a

maximum bandwidth of 40 Mbytes per second.
Multibus II can support 8-, 16-, and 32-bit machines and
is capable of transferring 8-, 16-, 24-, or 32-bits of data.
System functions such as power-up/power-down, bus-time-out,
system-timing, and time-of-day clock are centralized into
one functional unit called the Central Services Module.
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The local bus extension pro vi des for local memory up to
64 MBytes and wi 11 support 8-, 16- and 32-b it processors and
up to six circuit boards.

Bandwidth between the processor

and memory is 48 Mbytes per second.
The serial system bus is similar to the parallel system
b u s a s f a r a s me s s a g e p a s s i n g i s c o n c·e r n e d .

However,

because of its slower speed, boards may be separated by up
to ten meters, whereas the parallel bus is limited to three
meters.
The I/0

interface allows block transfer of up to 8

Mbytes per second.

The bus can support up to 16 devices

(both 8- and 16-bit devices),

and provides 16 Mbytes of

local memory capability per device.
includes computer graphics,

Typical use of this bus

data acquisition and high-speed

system-to-system communications.

The I/O bus can operate

over a length of 15 meters.

VM E Bus
The Multibus and Multibus II were developed by Intel
Corporation in support of other Intel products.

Likewise,

the VME bus was developed by Motorola Corporation to support
their own product line.

Both will gain eminent stature as

approved de facto IEEE Standards.

Likewise, in March 1983,

the IEEE formed a standards committee in order to sanction
the VME bus.
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I n Hemenway' s [ 3 7] rev i e w of the VME bus, i t was des cribed as a high-speed non-multiplexed,
parallel data-transfer bus (DTB).

The VME bus is basically

divided up into four functional busses:
bus,

asynchronous

1) a data transfer

2) a priority interrupt bus, 3) a data transfer

arbitration

bus, and 4) a utility bus.

The VME bus also

allows dynamic definition of data and addressing paths on a
cycle-by-cycle basis.

Data paths that work with 8-, 16-,

and 32-bit microprocessors, memory and I/O devices can be
accomodated.

Additionally,

addressing paths to support 8-

and 16-bit microprocessors using 16 address lines; 8-, 16and 32-bit processors with 24 address lines;

and 32-bit

devices using 32 address lines can be defined.
The basic system architecutre revolving around the VME
bus, as shown in Figure 20, uses one controller designated
as a DTB Master.
into address,

The VME bus can be logically subdivided

data and control

line groups.

Each data

transfer on the DTB occurs between a functional DTB master
and a functional DTB slave; the transfer is initiated by the
DTB master.

The appropriate slave must acknowledge the

transfer, but controls the amount of time required for the
transfer.

After

the

master

receives

the

transfer

acknowledge, the DTB master terminates the data transfer
cycle.
A set of six address modifier lines allows the master to
pass additional information to the slave.

Slaves may be
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statically or dynamically configured to respond to a single
address modifier code.

If there are several masters on the

b us, each may be ass i g n e d a code to be used when access i n g
the slaves.
addresses

Slaves may be designed to respond to different
depending upon the modifier received.

Since

slaves can be designed to respond to some address modifiers
and not to others, it is possible to establish a number of
privilege levels.

Each master would then provide an address

modifier when accessing a slave.

If a slave did not receive

an identifiable modifier code, it would not respond.

It is

the responsibility of the slave to interpret the modifier
code based on its initial setup.
The VME bus provides 32 address lines to allow direct
addressing to over 4 Gbytes.

The address modifier can

provide a type of OMA by allowing the user to define a
sequential access mode whereby the master specifies that
memory is to be accessed in ascending order.

The master

need only provide a single starting address.

Since it is

not always necessary to utilize all 32 address lines, the
VME specification defines three address ranges which are
control led by the address modifier codes.

These are short

addressing (64 Kbytes ), standard addressing (16 Mbytes ), and
extended addressing (4 Gbytes).
In order to increase throughput when accessing the
system resources, a bus-arbitration subsystem is used to
prevent simultaneous bus accesses by two or more masters,
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and schedules requests from

multiple devices.

This

arbitration scheme is implemented in hardware consisting of
requestor and arbiter logic, and as shown in Figure 20, the
arbiter logic is centrally located as part of the system
controller.

It is the arbiters responsibility to respond to

bus requests.

Different arbitration options are selectable

but the most prevalent methods for arbitration are a fixed
heirarchial priority and round robin priority schemes.
The VME bus and Multibus II are the two primary busses
aimed for industry standardization for the 16- and 32- bit
markets.

IEEE-P896
As an alternative to the VME bus and Multibus II, the
IEEE has independently sponsored the proposed IEEE-P896
[32]. There are no current products available which are
compatible

with

P896,

however,

sufficiently established for
design of such products.
basic

comparison of the

the

specificatios

are

manufactures to begin the

As summarized by Nicholson [38], a
IEEE-P896

to

the

VME

bus

and

Multibus II is shown in Table 8.
Essentially, P896 provides for a communication-oriented
architecture,

asychronous

handshaking,

and

a

true

multiprocessor capabiluty which eliminates the necessity for
centralized system elements.
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The P896 is a 32-bit multiplexed data/address system,
with 11 lines for multimaster arbitration,

eight slave

co n tr o 1 s i g n a 1 s , a 2 - 1 i n e s er i a 1 b u s , p 1 u s par i ty , error
detection and three spare lines.

The advantage of using a

multiplexed scheme for a 32-bit bus is that it saves on
power consumption,
the

it

Since

board.

introduced,
is

decoding logic,
this

and reduces the size of

standard

has

recently

However,

further discussions will be witheld.

worth

alternative

mentioning since it appears
to

the

Multibus

II

and

been

to present an

VME

bus,

while

incorporating the best features from each.
TABLE 8
STANDARD BUS COMPARISON
Bus

P896

Multibus II

VME Bus

Sponsor

IEEE

In te 1

Motorola

Bus Type

3 2 -bit
Multiplex

3 2 -bi t

Multiplex

32-bit NonMultiplex

Address

32 bits

32 bits

32 or 24 bits

Handshake

Async.

Sync.

A sync.

No. Connectors

1

1

2

Signal line

71

67

107

Max. Masters

21

20

21

Centralized
Services

None

Clock, Reset, ID
Bus Timeout

C1o ck , Arb .
Power Up

Max. Transfer
Single (MWords)
Block (MWords)

>5

>10

5 (fixed)

10 (fixed)

8.3
8. 3

CHAPTER V
COMMERCIAL COMPUTER INTERFACES
General
In the past, most training devices have made use of a
central

computer system architecture.

This type of

arrangement ty pi ca 1 1y re qui res one or more 3 2 -b i t genera 1
purpose minicomputers which are capable of operating in a
multiprocessor configuration.

The most predominant

computers found in current training device development
programs are manufactured by Gould Systems,

Digital

Equipment Corporation, and Harris Corporation.

Each of

these

man u fact u re rs

offers

a var i e ty

of off - the - s he 1 f

interface boards to support most training device needs.
following

section

will

provide

a

summary

of

manufacturer's interface products which are available,

The
each
and

most often found in training device applications.

Commercial Minicomputer Interfaces
The interfaces developed to support each manufacturers
line of general purpose minicomputers can be broken down
into three basic categories:

1)

peripheral interfaces, 2)

computer to custom designed equipment interfaces, and 3)
communication interfaces.
purchased from

the same

Basically, peripheral devices are
manufacturer as
94

the computer.
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Therefore, the interfaces to support such devices wi 11 be
obtained from this manufacturer, from which there is little
choice as to which interface will be used.

The choice will

be pre-determined based on the characteristics of the chosen
peripheral.
Of more importance is the identification of interfaces
available to support custom designed trainer equipment and
general purpose communication interfaces.

Tables 9, 10, and

11 are provided to summarize the characteristics of those

interfaces most often found in use on military training
devices.

Data Format

16-bit, Parallel
Asynchronous

32-bit, Parallel
Synchronous
Block Transfers

8-, 16-Bit Parallel
Asynchronous

Name

IOP

HSD II

MPCI
1 MB/sec

3.2 MB/sec

1.5 MB/sec

Bandwidth

Plugs into the MP Bus. One third
of the board is sectioned off to
allow on-board custom designed
interface logic. Since the IUP
controls the MP Bus, OMA is performed by the IOP.

Plugs into the SELBUS and is
used to communicate in parallel
format to a customer device or
to another Gould computer which
also contains a HSD II interface

IOP plugs into the SELBUS, and
has multiplexed control of the
MP Bus. The MP Bus can house up
to 16 device controllers. Also
provides subchannels for four
external priority interrupts, an
interval timer, real-time clock
and operator console interface.

Remarks

GOULD SYSTEMS COMPUTER INTERFACES

TABLE 9

\.0
O'\

Data Format

16-bit Parallel
Asynchronous

Serial, Full or
Half duplex,
Asynchronous

Name

ADI

8-Line
Asy nc.
Mux.

Used to interface a gould computer to a Real-Time-Peripheral
subsystem. Plugs into the
SELBUS. Can be used to control
up to 8 RTP subsystems.
Plugs into the MP Bus. 8 channels available for user devices.

19.2 KB/sec
max. per

Remarks

200 KB/sec

Bandwidth

TABLE 9 - Continued

~
............

Serial, Async.

Serial, Async.

Seri a 1 , Sync •

Serial or
parallel

DZll

DZ32

DMRll

DMF32

16-bit, Parallel

Seri a 1 , Async .

DLll

DRll-W

Data Format

Name
Single line.

Remarks

Supports RS-232, -422, -423,
and -449 modem interfaces.
Multipurpose controller which
contains: 8-line synchronous
interface, single line asyncronous interface for network
connection, parallel interface
for printer or user designed
device.
General purpose OMA Controller
for interfacing user devices
to UNIBUS.

Selectable
19.2 KB/sec

500

KW/sec

Multiplexes up to 16 lines.
Supports split speed control
for send and receive.

Selectable

Selectalbe
Multiplexes up to 16 lines.
9600 baud Max.

Selectable

Bandwidth

DIGITAL EQUIPMENT CORPORATION INTERFACES

TABLE 10

00

U)

8-bit Parallel

24-bit Parallel

24-bit Parallel

PIOC

IBC

XBC

CNP

24-bit Parallel

Data Format

BBC

Name

OMA channel which supports up to
eight user designed controllers
and devices.

2.4

Selectable

MB/sec

Block mode, OMA.
reader.

80 KB/sec

General purpose, microprogrammable OMA processor. Supports up
to 16 communications ports.
Each port can be a communication
line or an I/0 interface. Can
support a variety of communications and network protocols,
terminals, and gener purpose I/O.

Used for card

Programmable under CPU control
and supports up to four contro 11 ers for slow speed devices
such as printers and terminals.
Programmable to support RS-232,
-422, and -449 devices.

Block mode channel for performing input and output OMA. Retrieves two 24-bit words per
memory access. Plugs into central system bus.

Remarks

Selectable

2.7 MB/sec

Bandwidth

HARRIS COMPUTER INTERFACES

TABLE 11

~

~

SUMMARY

This

paper has presented a brief overview of many

different types of interfacing techniques,
d e s i g n e d p a c k a ge s ,

including custom

s e r i a l c o mmu n i c a t i o n s ,. a n d c o n t e mpo r a r y

bus oriented systems.

While all techniques presented are

valid approaches to digital computer interfacing, the advent
of distributed processing architectures has made feasible
the standardization of many different busses.

Military

training devices, like many commercial systems, will be
taking advantage of the distrubuted processing concept and
it is anticipated that in the near future,
standard

busses,

and

local

area

networks

many of the
will

gain

widespread use in military training device applications.
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